Real-Time Systems

Anno accademico 2009/10 Laurea magistrale in informatica Dipartimento di Matematica Pura e Applicata Università di Padova Tullio Vardanega



Outline

- 1. Introduction
- Dependability issues 2.
- Scheduling issues 3. 4.
- More on fixed-priority scheduling
- Task interactions and blocking 5.
- System issues 6.
- 7. Multi-cores and distribution
- Bibliography
 - .

 - J. Liu, "Real-Time Systems", Prentice Hall, 2000 A. Burns, A. Wellings, "Concurrent and Real-Time Programming in Ada", Cambridge University Press, 2004 A. Burns, A. Wellings, "Real Time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time C/POSIX", Addison-Wesley, 2009



Computing the WCET – 1

• Why not *measure* the WCET of a task on its target hardware? 8.a WCET analysis WCET ? Worst-case input techniques Worst-case HW state - Triggering the WCET by test Enrico Mezzetti, emezzett@math.unipd.it Worst-case input covering all executions of a real program is intractable in practice Worst-case initial state is difficult to determine due to complex HW features Complex pipelines (out-of-order execution) Caches . Branch predictors and other features allowing speculative execution ... increasingly used in modern processors 2009/10 UniPD, T. Vardanega Real-time syste 3 of 48 2009/10 UniPD, T. Vardanega 4 of 48 Real-time system Computing the WCET -2Static analysis – 1 Analyze a program without executing it Exact WCET not generally computable (~ the halting problem) A WCET estimate or *bound* are key to predictability • On an abstract model of the target HW Must be safe to be an upper bound to all possible executions With the actual executable Must be *tight* to avoid costly over-dimensioning To determine safe and tight WCET bounds Execution time depends on execution path and HW High-level analysis addresses the program behavior WCET Path analysis □ Low-level analysis determines the timing behavior of individual instructions Not constant due to complex HW Must be aware of inner working of HW (pipeline, caches, etc.) 2009/10 UniPD, T. Vardanega 5 of 48 2009/10 UniPD, T. Vardanega 6 of 48 Real-time systems Real-time systems

Static analysis – 2 Static analysis – 3 High-level analysis (cont'd) High-level analysis Several techniques are used Analyzes all possible execution paths of the program Control-flow analysis to compute execution paths Builds the Control-flow Graph (CFG) Data-flow analysis to find loop bounds Superset of all possible execution paths Value analysis to resolve memory accesses Basic block is the unit of analysis CFG unit: basic blocks Sequence of instructions with no branches/loops Information automatically gathered is not exhaustive Issues related to path analysis User annotation of flow-facts is needed Input-data dependency □ To facilitate detection of infeasible paths Infeasible paths □ To refine loop bounds □ To define *frequency relations* between basic blocks Loop bounds (and recursion depth) □ To specify the target of *dynamic calls* and referenced *memory addresses* Dynamic calls (through pointers) 2009/10 UniPD, T. Vardaneza 2009/10 UniPD, T. Vardanega Real-time system 7 of 48 8 of 48 Static analysis – 4 Static analysis – 5 Low-level analysis Low-level analysis (cont'd) □ Concrete HW states Requires abstract modeling all hardware features Determined by the execution history Processor, memory subsystem, buses, peripherals... Cannot compute all HW states for all possible executions Conservative : never underestimate the concrete timing Invariant HW states are grouped into execution contexts All possible HW states should be accounted for Conservative overestimation to reduce the research space □ Issues related to HW modeling Applied techniques Precise modeling of complex hardware is difficult Abstract interpretation Inherent complexity (e.g. out-of-order pipelines) Computes abstract states and specific operators in the abstract domain □ Lack of comprehensive information (copyrights, patents, ...) Update function to update the abstract state along the exec path

9 of 48

- Differences between specification and implementation (!)
- Representation of all HW states is computationally infeasible

2009/10 UniPD, T. Vardanega

Static analysis - 6

Real-time systems



2009/10 UniPD, T. Vardanega

- Also safeness can be hampered
 - Local worst case does not always lead to global worst case
 Timing anomalies

Join function to merge control-flow after a branch

Some techniques are specific to each HW feature

- Complex hardware architectures (e.g. out-of-order pipelines)
- Even improper design choices (e.g. cache replacement policies)
- Counter-intuitive timing behavior
- Faster execution of a single instruction entails *long-term* negative effects

Real-time systems

• Very difficult to account for in static analysis



2009/10 UniPD, T. Vardanega

12 of 48

10 of 48

Scheduling anomaly: example

Some dependence between instructions



Faster execution of A leads to a worse overall execution because of the order in which instructions are executed

2009/10 UniPD, T. Vardanega		Real-time systems	13 of 48
-----------------------------	--	-------------------	----------



Hybrid analysis (measurement based) -2

- Approaches to collect timing information
 - □ Software instrumentation
 - The program is augmented with instrumentation code
 - Instrumentation effects the timing behavior of the program □ A.k.a.: probe effect
 - Cannot be simply removed at end of analysis
 - Hardware instrumentation
 - Depends on specialized HW features (e.g., debug interface)
- Confidence in the results contingent on the coverage of the executions
 - Exposed to the same problems as static analysis and measurement

Real-time system

15 of 48

17 of 48

2009/10 UniPD, T. Vardan





Example tool: **a**³ and aiT

- **a**³ stands for AbsInt Advanced Analyzer Industrial-level commercial tool
 - Airbus, Daimler, Mitsubishi, Volkswagen, etc.
 - Developed by AbsInt GmbH (absint.com)
 - Based on abstract interpretation
 - Scientific basis developed at Saarlanden Universiteit, Saarbruecken, Germany
 - Supports various forms of static analysis
 - Stack usage analysis
 - Value analysis
 - WCET analysis the aiT tool proper

2009/10 UniPD, T. Vardanega

Real-time systems

WCET analysis with \mathbf{a}^3 -aiT – 1

- A static analysis tool
- Uses an abstract processor model
 - Specific to each processor
 - Different versions of the same tool are needed for different processors
- Almost everything is modeled by abstract interpretation
 - Loop analysis : interval analysis and pattern matching
 - Value analysis : interval analysis
 - Pipeline analysis : integrates cache analysis by abstract interpretation
- □ Results combined with path information in an ILP problem Solution is the WCET bound
- 2009/10 UniPD, T. Vardanega 18 of 48 Real-time systems





<text><list-item><list-item><list-item><list-item><list-item><list-item><list-item><table-container>

Transactions - 2



Example – 1

• A "*callback pattern*" to permit **in out** interactions between tasks in Ravenscar systems



Example – 2



Sensitivity analysis – 1

Investigates the changes in a given system that
Improve the fit of an already feasible system
Make feasible an infeasible system



Sensitivity analysis – 2

- Major computation complexity
- Theory still under development
 - Does not account for shared resources, multi-node systems, partitioned systems
- High potential
 - To explore solution space in the *dimensioning* phase of design
 Presently only applicable to period/MIAT and WCET
 - To study the consequences of changes to timing parameters
 - To permit the inclusion of better functional value in the systemTo renegotiate timing (or functional) parameters

2009/10 UniPD, T. Vardanega	Real-time systems	31 of

MAST

- Modeling and Analysis Suite for Real-Time Systems (MAST)
 - Developed at University of Cantabria, Spain
 - Open source
 - □ Implements several analysis techniques
 - To analyze uni-processor or multi-processor systems
 - Under Fixed-priority scheduling or EDF scheduling
 - □ http://mast.unican.es



Classic workload model



MAST – real-time model



MAST - transaction

- To model causal relations between activities
 Triggered by external events
 - Periodic, sporadic, aperiodic, etc...



MAST – operations



• The real-time model includes the description of all the operations in the system

2009/10 UniPD, T. Vardanega		Real-time systems	36 of 48
-----------------------------	--	-------------------	----------



Example: Ravenscar callback



MAST - shared resources



MAST – modeling tasks





Example: transaction $\underbrace{\text{Fordinger, TR}}_{\text{transaction}} \underbrace{\text{Fordinger, TR}}_{\text{t$

Example: end-to-end analysis Producer [1] (C) T₁=40 C₁=10 p1=4 Consumer [2] (S) T₂=40 C₂=10 $p_2 = 2$ Callback [3] (S) T₃=40 C₃=5 p3=5 Q1 Ceiling=4 5 $B_1 = 2$ $B_2 = 0$ B3=2 Q2 Ceiling=5 Classic RTA Precedence and offset-based $R_1 = 17$ $R_1(Tr) = 12$ Response time relative □ to the beginning of the R₂ (Tr) = 20 $R_2 = 25$ transaction! $R_3 = 7$ $R_3(Tr) = 27$

Real-time system

44 of 48

MAST+

- Developed from MAST 1.3.6
- Extended real-time model and additional analysis techniques
 - Ravenscar systems
 - Uni-processor and multi-processor systems
 Holistic analysis
- Output in XML

2009/10 UniPD, T. Vardaneg

Real-time systems

45 of 48

MAST+: extended real-time model

2009/10 UniPD, T. Vardaneza

- Introduces the concept of "Execution platform"
 - To model Ravenscar-compliant execution platforms
 By characterizing the timing cost of kernel operation



MAST+: implemented metrics

- ClockPeriod, PeriodicClockHandler, DemandedClockHandler
 Overhead due to the Interrupt Service Routine (ISR) to serve the *bardware dock* and the *internal timer*
- Ready, Select, Switch
- Context switch overheadSuspensionCall, WaitCall
- SuspensionCall, WaitCall
 Overhead due to task suspension
- KernelLongestCriticalSection
- Maximum time duration in which the kernel disables interrupts

2009/10 UniPD, T. Vardanega

Real-time systems

47 of 48

Summary

- Feasibility region
- Advanced utilization tests
- Fine-grained response time analysis
- Transactions
- Sensitivity analysis
- Example tool (MAST) and demo

Real-time systems