1



Context switch The time and space overhead incurred on preemption should be accounted for in schedulability analysis Under preemption, every single job incurs *at least* two context switches At activation, to load (or install) its execution context

- At completion, to store (clean up) the same
- The ensuing cost should be charged to the job's WCET
 - Which requires knowing the internal timing behavior of the run-time system

Real-Time System:

```
2018/19 UniPD – T. Vardanega
```

279 of 538





























295 of 538





The scheduler /1

- This is a distinct part of the RTOS that does not execute in response to explicit application invocations
 Other than when using cooperative scheduling
- The scheduler acts every time the ready queue changes
 The corresponding time events are termed *dispatching points*
- When the MoC is defined outside of the programming language and the RTOS is MoC-agnostic, scheduler "activation" is periodic in response to *clock interrupts*

Real-Time Systems

2018/19 UniPD - T. Vardanega

298 of 538



<list-item><list-item><list-item><list-item><list-item><list-item><list-item><table-container>

Tick scheduling /2 The tick scheduler may acknowledge a job's release time up to one tick *later* than it arrived This delay has negative impact on the job's response time We must assume a logical place where jobs in the "*release time arrived but not yet acknowledged*" state are held The time and space overhead of transferring jobs from that logical place to the ready queue is not null and must be accounted for in the schedulability test together with the time and space overhead of handling clock interrupts













Interrupt handling /2 For better efficiency, the interrupt handling service is subdivided in an *immediate* part and a *deferred* part The immediate part executes at the level of interrupt priorities, above all SW priorities The deferred part executes as a normal SW activity The RTOS must allow the application to tell which code to associate to either part Interrupt service can also have a *device-independent* part and a *device-specific* part

Interrupt handling /3

- When the HW interface asserts an interrupt, the processor saves state registers (e.g., PC, PSW) in the interrupt stack and jumps to the address of the needed *interrupt service routine* (ISR)
 - At this time, interrupts are *disabled* to prevent race conditions on arrival of further interrupts
 - Interrupts arriving at that time may be lost or kept pending (depending on the HW)
- Interrupts operate at an assigned level of priority so that interrupt service incurs scheduling if interrupts nest

Real-Time Systems

```
2018/19 UniPD - T. Vardanega
```

310 of 538













