















AdaCore

What's the matter with the processor HW?

- Major, unstoppable shift to multicore, manycore, heterogeneous (e.g. GPGPU) processors, cloud computing
- Associated challenge
 - It is already hard to write safe, correct sequential programs for single-processors
 - Will programming for multicores exceed our abilities?
- Very opportune goal: provide programming language support to make it easy and natural to write safe (including predictable), correct parallel programs
 - Perhaps even easier than it is to write safe, correct sequential programs in many existing languages

Parallel Lang Support 36

· Is that possible?



AdaCore

Why are they all moving to multi/manycore?

- · Power, power, power
 - Speeding clock rates above 3 GHz increased power density beyond what the chips (and customer pocketbooks) can bear
 - More and more computing is moving to battery-operated mobile platforms where low power is king
- With multi/manycore, the theoretical computing performance-per-watt (PPW) can be increased by adding cores, perhaps slowing clock rate a bit
 - With single-core processor technology, PPW began to *decrease* with increasing clock rates, due to increased power dissipation (aka source-to-drain leakage)
- Clock rate doubling (which was one ramification of Moore's law) came to a screeching halt by the year 2005

Parallel Lang Support 364



What else is happening to the HW? HW is getting more complicated Not just a handful of really fast processors Today's fastest computers have A giant network of nodes Each node is itself a heterogeneous conglomeration Multiple cores Vector units GPUs or other accelerators Our challenge is to figure how to program these beasts Ideally we want our programs to scale without rewriting, from one core up to a giant server farm or supercomputer Our basic approach is to eliminate barriers to parallelization, and remove the sequential bias of our programming languages

Parallel Lang Support 36

AdaCore

What are the implications of this right turn?

Clock rate

- Clock rates that were doubling about every 2 years, stalled at about 3 GHz by 2005
- Had they continued doubling, we would now be buying laptops with clocks at about 50 GHz
- Cores/chip
 - Scaling to smaller features has continued
 - Now using added chip real estate for additional CPU "cores"
 - The number of cores/chip has started doubling since 2005
 - After that (15 years), mainstream commercial x86 chips came at 20-32 cores/chip, Xeon Phi at 70⁺, GPUs/Adapteva at 1000⁺

Parallel Lang Support 36

Almost back on Moore's Law exponential rocket
 But only if considering cores/chip x performance/core

AdaCore **Concurrency vs. Parallelism** Concurrency Parallelism Concurrent programming allows · Parallel programming allows the the programmer to simplify the programmer to divide-andapplication architecture by using conquer the problem space, using multiple logical threads of control multiple threads to work in to reflect the natural patterns of parallel on independent parts of it collaboration in the problem · Constructs should be light-weight domain syntactically and at run time as they are used very frequently Heavier-weight constructs can be acceptable as they used rarely Collaboration Independence Parallel Lang Support 36





| Task | T | D | С | U | |
|---|---|------------------------------------|--|---|--|
| a | 10 | 10 | 5 | 0.5 | m = 2 |
| b | 10 | 10 | 5 | 0.5 | $\sum_{i} U_i = 1.67 < m$ |
| С | 12 | 12 | 8 | 0.67 | ι |
| nder <i>globa</i> and b fir it this wo | <i>Il</i> schedu st on eit ould not | lling, G- her of th leave su | EDF a te $m =$ fficient le on eau | nd G-F 2 proo t time fo ch proce | PS would run cessors respectivel or c to complete ssor, but 8 on neither |

| G-LLF fails too | |
|---|----------------|
| | |
| | |
| $S = \{\tau_1 = (3,4), \tau_2 = (3,4), \tau_3 = (5,10)\}, H_S = 20$ | |
| $U_s = \frac{3}{4} + \frac{3}{4} + \frac{5}{10} = 2.0 \rightarrow \mathbf{m} = 2$ | |
| $\begin{array}{c} \text{One CPU is idle} \\ \bullet I \\ \bullet $ | |
| | |
| $\begin{bmatrix} t_1 & \psi & t_1 & \psi & t_1 & \psi & t_1 \\ \phi & t_1 & \phi & \phi & \phi & \phi & \phi & \phi \\ \phi & \phi & \phi & \phi$ | ¥ |
| | |
| t_2 t_2 t_2 t_2 t_2 t_2 t_2 t_2 t_2 | 0 |
| | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | τ ₃ |
| At $t = 15$ the remaining CPU time is $T = m \times (H = t) = 10$ | 15 |
| Yet, the time needed is $T_N = e_1 + e_2 + e_2 = 11$ | |
| | |
| 2019/2020 UniPD – T. Vardanega Real-Time Systems | 372 of 538 |







с





























Summary

- Multicore processors may well be the processor makers' escape route to the doom of Moore's law, but their advent shatters the foundations of realtime systems theory that rest on the single-CPU assumption
- We are confounded between the (seeming) need to schedule greedily and the actual inanity of it

Real-Time Systems

• We begin to see that optimality here is a wholly different story

2019/2020 UniPD - T. Vardanega

393 of 538